# Introduction to CIS SLVS-EC Receiver IP


## for Efinix

### **SLVS-EC Overview**

SLVS-EC (Scalable Low Voltage Signaling with Embedded Clock) is a high speed, high performance interface for Sony CMOS image sensors. SLVS-EC differs from conventional LVDS interface in that the clock is embedded in the data, allowing circuit design without considering the pesky skew between serial buses. In a nutshell, SLVS-EC enables faster, lower power design made easy.

#### **SLVS-EC Receiver IP Overview**

CIS has concentrated on extracting pixel data from the byte data received via FPGA's high speed transceiver, enabling an IP with low FPGA resource usage, and also supports payload error detection and error correction (optional).



## **Specifications**

Item	Compatibility		
SLVS-EC Version	2.0 compliant		
Lane	1,2,4,6,8		
Raw Format	8,10,12,14,16		
Line Length	4-∞ (default:65532)		
CRC	Available		
ECC	Available(optional)		
Baud Rate	Grade1∼3		
Multi Stream	N.A.		
Output Signals	Pixel Data,		
	Sync. Signals,		
	Packet Header etc.		
Devices	Efinix Titanium,		
	Efinix Topaz		



## **Resource Usage**

One of the advantages of CIS's SLVS-EC Receiver IP is its low resource usage. Although this IP allows you to dynamically change the number of SLVS-EC lanes, which affects resource usage, you can further reduce resources by limiting the maximum number of lanes used or by using a fixed lane configuration. The resource usage in Titanium (Efinity 2024.2) is as follows:

			MANUSIAN AND AND AND AND AND AND AND AND AND A	CD!			
100	ECC	Lane	FFs	SRLs	ADDs	LUTs	RAMs
		1	1019(972)	0(0)	101(101)	1757(1391)	2(2)
,,,	w/o	2	1319(1297)	0(0)	108(108)	2431(2371)	4(4)
		4	2159(2119)	0(0)	135(135)	4740(4301)	8(8)
		6	3239(3181)	0(0)	161(147)	8357(7338)	12(12)
		8	3837(3833)	0(0)	175(161)	9841(8582)	16(16)
		1	2477(2430)	32(32)	246(242)	3539(3258)	16(16)
		2	2777(2754)	32(32)	253(253)	4227(4136)	18(18)
	w/	4	3990(3950)	30(30)	253(241)	7259(6872)	26(26)
		6	5782(5724)	28(28)	265(241)	12946(11674)	41(41)
		8	6380(6376)	28(28)	279(255)	14024(12889)	45(45)

Fixed lane configuration in parentheses

## **Demonstration Environment**

CIS provides a camera with SLVS-EC output, relay board for connecting the camera and Efinix's Ti375N1156 development board, as well as reference design of FPGA. With this system, you can demonstrate Raw8, Raw10, and Raw12 using up to 2 lanes. Customers can freely customize and use the reference design.



## **Support**

CIS has many experienced engineers in the fields of RTL design related to various high-speed interfaces and image processing, board design including high-speed signals, and embedded software development, etc. Please feel free to contact us for IP customization, etc.

#### **Contact**

